×
验证码:
换一张
忘记密码?
记住我
CORC
首页
科研机构
检索
知识图谱
申请加入
托管服务
登录
注册
在结果中检索
科研机构
西安交通大学 [4]
北京航空航天大学 [4]
计算技术研究所 [2]
数学与系统科学研究院 [1]
安徽大学 [1]
福州大学 [1]
更多...
内容类型
期刊论文 [13]
会议论文 [1]
发表日期
2018 [14]
×
知识图谱
CORC
开始提交
已提交作品
待认领作品
已认领作品
未提交全文
收藏管理
QQ客服
官方微博
反馈留言
浏览/检索结果:
共14条,第1-10条
帮助
限定条件
发表日期:2018
已选(
0
)
清除
条数/页:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
排序方式:
请选择
作者升序
作者降序
题名升序
题名降序
发表日期升序
发表日期降序
提交时间升序
提交时间降序
The Cat and Mouse in Split Manufacturing
期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 卷号: 26, 期号: 5, 页码: 805-817
作者:
Wang, Yujie
;
Chen, Pu
;
Hu, Jiang
;
Li, Guofeng
;
Rajendran, Jeyavijayan
收藏
  |  
浏览/下载:17/0
  |  
提交时间:2019/12/10
Hardware security
placement perturbation
split manufacturing
LMDet: A "Naturalness" Statistical Method for Hardware Trojan Detection
期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 卷号: 26, 期号: 4, 页码: 720-732
作者:
Shen, Haihua
;
Tan, Huazhe
;
Li, Huawei
;
Zhang, Feng
;
Li, Xiaowei
收藏
  |  
浏览/下载:32/0
  |  
提交时间:2019/12/10
Hardware Trojan (HT) detection
natural language processing (NLP)
n-gram language model
statistical analysis
A Low-Power Pipelined-SAR ADC Using Boosted Bucket-Brigade Device for Residue Charge Processing
期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 卷号: 26, 页码: 1763-1776
作者:
Zhang, Hong
;
Sun, Junqiang
;
Zhang, Jie
;
Zhang, Ruizhi
;
Carusone, Anthony Chan
收藏
  |  
浏览/下载:5/0
  |  
提交时间:2019/11/19
Boosted
low power
residue processing
pipelined-successive approximation register (SAR) analogto-digital converter (ADC)
bucket-brigade device (BBD)
A High-Speed 2-bit/Cycle SAR ADC With Time-Domain Quantization
期刊论文
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2018, 卷号: 26, 期号: 10, 页码: 2175-2179
作者:
Qiu, Lei
;
Yang, Chuanshi
;
Wang, Keping*
;
Zheng, Yuanjin
收藏
  |  
浏览/下载:11/0
  |  
提交时间:2019/12/04
2 bit/cycle
analog-to-digital converter (ADC)
nonbinary
successive approximation register (SAR)
time-domain quantization
Passive Noise Shaping in SAR ADC With Improved Efficiency
期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 卷号: 26, 页码: 416-420
作者:
Song, Yan
;
Chan, Chi-Hang
;
Zhu, Yan
;
Geng, Li
;
Seng-Pan, U.
收藏
  |  
浏览/下载:2/0
  |  
提交时间:2019/11/26
successive approximation register (SAR)
passive noise shaping (PNS)
delta sampling
oversampling
Analog-to-digital converter (ADC)
VLSI Architecture Exploration of Guided Image Filtering for 1080P@60Hz Video Processing
期刊论文
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2018, 卷号: 28, 页码: 230-241
作者:
Zhang, Xuchong
;
Sun, Hongbin
;
Chen, Shiqiang
;
Zheng, Nanning
收藏
  |  
浏览/下载:4/0
  |  
提交时间:2019/11/26
very-large-scale integration (VLSI) architecture
memory hierarchy
video processing
Guided image filtering (GIF)
Worst Case Driven Display Frame Compression for Energy-Efficient Ultra-HD Display Processing
期刊论文
IEEE TRANSACTIONS ON MULTIMEDIA, 2018, 卷号: 20, 页码: 1113-1125
作者:
Chen, Qiubo
;
Sun, Hongbin
;
Zheng, Nanning
收藏
  |  
浏览/下载:5/0
  |  
提交时间:2019/11/26
memory bandwidth
Display frame compression
energy efficiency
ultra-high definition (HD) video
very large scale integration (VLSI) architecture
Graph-Based Redundant Via Insertion and Guiding Template Assignment for DSA-MP
期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 卷号: 26, 页码: 2504-2517
作者:
Li, Xingquan
;
Yu, Bei
;
Ou, Jiaojiao
;
Chen, Jianli
;
Pan, David Z.
收藏
  |  
浏览/下载:13/0
  |  
提交时间:2019/11/21
multiplet
redundant via insertion (RVI)
multiple patterning (MP)
Constrained maximum-independent set directed self-assembly (DSA)
Average 7T1R Nonvolatile SRAM With R/W Margin Enhanced for Low-Power Application
期刊论文
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2018, 卷号: Vol.26 No.3, 页码: 584-588
作者:
Lu,Wenjuan
;
Chen,Junning
;
Zhang,Jingbo
;
Peng,Chunyu
;
Lin,Zhiting
收藏
  |  
浏览/下载:17/0
  |  
提交时间:2019/04/22
MEMORY
MODEL
CELL
An Adaptive 3T-3MTJ Memory Cell Design for STT-MRAM-Based LLCs
期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 卷号: 26, 页码: 484-495
作者:
Xue, Linuo
;
Wu, Bi
;
Zhang, Beibei
;
Cheng, Yuanqing
;
Wang, Peiyuan
收藏
  |  
浏览/下载:8/0
  |  
提交时间:2019/12/30
Adaptive cache design
LLC
sensing circuit design
STT-MRAM
©版权所有 ©2017 CSpace - Powered by
CSpace