×
验证码:
换一张
忘记密码?
记住我
CORC
首页
科研机构
检索
知识图谱
申请加入
托管服务
登录
注册
在结果中检索
科研机构
长春光学精密机械与物... [2]
清华大学 [1]
内容类型
会议论文 [2]
期刊论文 [1]
发表日期
2010 [2]
2009 [1]
×
知识图谱
CORC
开始提交
已提交作品
待认领作品
已认领作品
未提交全文
收藏管理
QQ客服
官方微博
反馈留言
浏览/检索结果:
共3条,第1-3条
帮助
已选(
0
)
清除
条数/页:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
排序方式:
请选择
作者升序
作者降序
题名升序
题名降序
发表日期升序
发表日期降序
提交时间升序
提交时间降序
一种定标器的低硬件复杂度设计
期刊论文
2010, 2010
王德江
;
陈柠檬
;
王经典
;
张利
;
WANG De-jiang
;
CHEN Ning-meng
;
WANG Jing-dian
;
ZHANG Li
收藏
  |  
浏览/下载:2/0
Research into PCI express device's configuration space on PC platform (EI CONFERENCE)
会议论文
2010 International Conference on Computer, Mechatronics, Control and Electronic Engineering, CMCE 2010, August 24, 2010 - August 26, 2010, Changchun, China
Cheng H.-Q.
;
Xu S.-Y.
;
Hu J.
收藏
  |  
浏览/下载:18/0
  |  
提交时间:2013/03/25
When developing BIOS or device driver on PC Platform
it's necessary to access PCI configuration space and PCI Express extended configuration space. The register organization in PCI Express configuration space was detailed
PCI capability structure and PCI Express Extended Capability structures were emphasized here. A way of accessing device configuration space utilizing flat memory addressing was given
and its raw code was obtained on a Intel G31 chipset based PC. 2010 IEEE.
An 8-channel, area-efficient, low-power audio sampling rate converter (EI CONFERENCE)
会议论文
9th International Conference on Electronic Measurement and Instruments, ICEMI 2009, August 16, 2009 - August 19, 2009, Beijing, China
Kuang H.
;
Wang D.
;
Zhou G.
;
Liu Y.
收藏
  |  
浏览/下载:18/0
  |  
提交时间:2013/03/25
A novel 8-channle
third
area-efficient
next a new Timing Division Multiplexer (TMD) scheme lowers clock working rate to minimum in order to save power
a novel memory addressing scheme reduces 20% data memory at least. Experiments show proposed methods could not only saved hardware resources but also reduce power consumption
low-power audio sampling rate converter is proposed in this paper
so it is very suitable for consumer electronics. 2009 IEEE.
conversion ratio is 2:1 and 4:1. Filter design and implementation are the key points for the converter. First
excluded data and coefficients memories
adopting multiplier-free Arithmetic Unit (AU) and rounding methods allows its realization in a cell area of only 0.038mm 2 in 0.18 m technology
©版权所有 ©2017 CSpace - Powered by
CSpace