×
验证码:
换一张
忘记密码?
记住我
CORC
首页
科研机构
检索
知识图谱
申请加入
托管服务
登录
注册
在结果中检索
科研机构
北京大学 [7]
内容类型
期刊论文 [5]
其他 [2]
发表日期
2015 [1]
2012 [1]
2010 [4]
2009 [1]
×
知识图谱
CORC
开始提交
已提交作品
待认领作品
已认领作品
未提交全文
收藏管理
QQ客服
官方微博
反馈留言
浏览/检索结果:
共7条,第1-7条
帮助
已选(
0
)
清除
条数/页:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
排序方式:
请选择
作者升序
作者降序
题名升序
题名降序
发表日期升序
发表日期降序
提交时间升序
提交时间降序
Insight Into Gate-Induced Drain Leakage in Silicon Nanowire Transistors
期刊论文
ieee电子器件汇刊, 2015
Fan, Jiewen
;
Li, Ming
;
Xu, Xiaoyan
;
Yang, Yuancheng
;
Xuan, Haoran
;
Huang, Ru
收藏
  |  
浏览/下载:2/0
  |  
提交时间:2015/11/10
Band-to-band tunneling (BTBT)
CMOS technology
gate-induced drain leakage (GIDL)
power consumption
silicon nanowire transistors (SNWTs)
CMOS TECHNOLOGY
MOSFET
GIDL
DEVICES
DESIGN
Self-Heating Effects in Gate-all-around Silicon Nanowire MOSFETs: Modeling and Analysis
其他
2012-01-01
Huang, Xin
;
Zhang, Tianwei
;
Wang, Rusheng
;
Liu, Changze
;
Liu, Yuchao
;
Huang, Ru
收藏
  |  
浏览/下载:5/0
  |  
提交时间:2015/11/13
Gate-all-around (GAA)
silicon nanowire MOSFET (SNWT)
self-heating effect
equivalent thermal network
DEVICES
PERFORMANCE
Investigation of Nanowire Line-Edge Roughness in Gate-All-Around Silicon Nanowire MOSFETs
期刊论文
ieee电子器件汇刊, 2010
Yu, Tao
;
Wang, Runsheng
;
Huang, Ru
;
Chen, Jiang
;
Zhuge, Jing
;
Wang, Yangyuan
收藏
  |  
浏览/下载:3/0
  |  
提交时间:2015/11/10
Intrinsic parameter fluctuation
line-edge roughness (LER)
silicon nanowire MOSFET (SNWT)
variability
INTRINSIC PARAMETER FLUCTUATIONS
FINFET MATCHING PERFORMANCE
CARRIER TRANSPORT
CMOS TECHNOLOGY
IMPACT
TRANSISTORS
DEVICES
DECANANOMETER
VARIABILITY
INTEGRATION
Negative-Bias Temperature Instability in Gate-All-Around Silicon Nanowire MOSFETs: Characteristic Modeling and the Impact on Circuit Aging
期刊论文
ieee电子器件汇刊, 2010
Liu, Changze
;
Yu, Tao
;
Wang, Runsheng
;
Zhang, Liangliang
;
Huang, Ru
;
Kim, Dong-Won
;
Park, Donggun
;
Wang, Yangyuan
收藏
  |  
浏览/下载:6/0
  |  
提交时间:2015/11/10
Circuit aging
negative-bias temperature instability (NBTI) modeling
process variations
silicon nanowire MOSFET (SNWT)
NBTI DEGRADATION
MOS DEVICES
TRANSISTORS
INTERFACE
RELIABILITY
TRANSPORT
DYNAMICS
CARRIER
Compact Negative Bias Temperature Instability Model for Silicon Nanowire MOSFET (SNWT) and Application in Circuit Performance Simulation
期刊论文
journal of computational and theoretical nanoscience, 2010
Ma, Chenyue
;
Li, Bo
;
Wang, Hao
;
Zhang, Xing
;
He, Jin
收藏
  |  
浏览/下载:5/0
  |  
提交时间:2015/11/16
Nanowire Transistor
NBTI
Compact Modeling
Probability
Reaction-Diffusion
Circuit Simulation
Investigation on the effective immunity to process induced line-edge roughness in silicon nanowire MOSFETs
其他
2010-01-01
Yu, Tao
;
Ding, Wei
;
Zhuge, Jing
;
Zhang, Liangliang
;
Wang, Runsheng
;
Ru, Huang
收藏
  |  
浏览/下载:4/0
  |  
提交时间:2015/11/13
Investigation on Self-Heating Effect in Gate-All-Around Silicon Nanowire MOSFETs From Top-Down Approach
期刊论文
ieee electron device letters, 2009
Wang, Runsheng
;
Zhuge, Jing
;
Huang, Ru
;
Kim, Dong-Won
;
Park, Donggun
;
Wang, Yangyuan
收藏
  |  
浏览/下载:1/0
  |  
提交时间:2015/11/10
Gate-all-around (GAA)
self-heating effect
silicon nanowire MOSFET (SNWT)
THERMAL-CONDUCTIVITY
CARRIER TRANSPORT
TRANSISTORS
CONDUCTANCE
©版权所有 ©2017 CSpace - Powered by
CSpace