×
验证码:
换一张
忘记密码?
记住我
CORC
首页
科研机构
检索
知识图谱
申请加入
托管服务
登录
注册
在结果中检索
科研机构
西安交通大学 [14]
内容类型
期刊论文 [14]
发表日期
2019 [1]
2018 [4]
2017 [2]
2016 [2]
2013 [3]
2012 [1]
更多...
×
知识图谱
CORC
开始提交
已提交作品
待认领作品
已认领作品
未提交全文
收藏管理
QQ客服
官方微博
反馈留言
浏览/检索结果:
共14条,第1-10条
帮助
限定条件
专题:西安交通大学
第一署名单位
第一作者单位
通讯作者单位
已选(
0
)
清除
条数/页:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
排序方式:
请选择
作者升序
作者降序
题名升序
题名降序
发表日期升序
发表日期降序
提交时间升序
提交时间降序
Mixed-Signal Overclocked I/O Buffers Model Abstraction for Signal Integrity Assessment
期刊论文
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019, 卷号: 27, 页码: 691-699
作者:
Dghais, Wael
;
Souilem, Malek
;
Alam, Muhammad
收藏
  |  
浏览/下载:12/0
  |  
提交时间:2019/11/19
Behavioral model
Biological system modeling
Buffer information
Event-driven
High-level abstraction
Hybrid automatons
Integrated circuit modeling
Overclocking
Predictive models
Signal Integrity
Timing
Transient simulation
A Low-Power Pipelined-SAR ADC Using Boosted Bucket-Brigade Device for Residue Charge Processing
期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 卷号: 26, 页码: 1763-1776
作者:
Zhang, Hong
;
Sun, Junqiang
;
Zhang, Jie
;
Zhang, Ruizhi
;
Carusone, Anthony Chan
收藏
  |  
浏览/下载:5/0
  |  
提交时间:2019/11/19
Boosted
low power
residue processing
pipelined-successive approximation register (SAR) analogto-digital converter (ADC)
bucket-brigade device (BBD)
Passive Noise Shaping in SAR ADC With Improved Efficiency
期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 卷号: 26, 页码: 416-420
作者:
Song, Yan
;
Chan, Chi-Hang
;
Zhu, Yan
;
Geng, Li
;
Seng-Pan, U.
收藏
  |  
浏览/下载:2/0
  |  
提交时间:2019/11/26
successive approximation register (SAR)
passive noise shaping (PNS)
delta sampling
oversampling
Analog-to-digital converter (ADC)
VLSI Architecture Exploration of Guided Image Filtering for 1080P@60Hz Video Processing
期刊论文
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2018, 卷号: 28, 页码: 230-241
作者:
Zhang, Xuchong
;
Sun, Hongbin
;
Chen, Shiqiang
;
Zheng, Nanning
收藏
  |  
浏览/下载:4/0
  |  
提交时间:2019/11/26
very-large-scale integration (VLSI) architecture
memory hierarchy
video processing
Guided image filtering (GIF)
Worst Case Driven Display Frame Compression for Energy-Efficient Ultra-HD Display Processing
期刊论文
IEEE TRANSACTIONS ON MULTIMEDIA, 2018, 卷号: 20, 页码: 1113-1125
作者:
Chen, Qiubo
;
Sun, Hongbin
;
Zheng, Nanning
收藏
  |  
浏览/下载:5/0
  |  
提交时间:2019/11/26
memory bandwidth
Display frame compression
energy efficiency
ultra-high definition (HD) video
very large scale integration (VLSI) architecture
All-Digital Calibration of Timing Mismatch Error in Time-Interleaved Analog-to-Digital Converters
期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 卷号: 25, 页码: 2552-2560
作者:
Chen, Shuai
;
Wang, Luke
;
Zhang, Hong
;
Murugesu, Rosanah
;
Dunwell, Dustin
收藏
  |  
浏览/下载:12/0
  |  
提交时间:2019/11/26
finite-impulse response (FIR) filter
analog-to-digital converter (ADC)
All-digital calibration
derivative
timing mismatch
time interleaving (TI)
Hardware Implementation for Real-Time Haze Removal
期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 卷号: 25, 页码: 1188-1192
作者:
Zhang, Bin
;
Zhao, Jizhong
收藏
  |  
浏览/下载:2/0
  |  
提交时间:2019/11/26
image processing
Haze removal
real-time
Algorithm and VLSI Architecture of Edge-Directed Image Upscaling for 4k Display System
期刊论文
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2016, 卷号: 26, 期号: [db:dc_citation_issue], 页码: 1758-1771
作者:
Chen, Qiubo
;
Sun, Hongbin
;
Zhang, Xuchong
;
Tao, Huibin
;
Yang, Jie
收藏
  |  
浏览/下载:4/0
  |  
提交时间:2019/12/02
very-large-scale integration (VLSI) architecture
image upscaling
Adaptive interpolation
real time
Exploiting Intracell Bit-Error Characteristics to Improve Min-Sum LDPC Decoding for MLC NAND Flash-Based Storage in Mobile Device
期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 卷号: 24, 期号: [db:dc_citation_issue], 页码: 2654-2664
作者:
Sun, Hongbin
;
Zhao, Wenzhe
收藏
  |  
浏览/下载:5/0
  |  
提交时间:2019/12/02
Bit-error characteristic
multilevel per cell (MLC) NAND flash
solid-state storage
low-density parity-check (LDPC) codes
Test Patterns of Multiple SIC Vectors: Theory and Application in BIST Schemes
期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 卷号: 21, 期号: [db:dc_citation_issue], 页码: 614-623
作者:
Liang, Feng
;
Zhang, Luwen
;
Lei, Shaochong
;
Zhang, Guohe
;
Gao, Kaile
收藏
  |  
浏览/下载:3/0
  |  
提交时间:2019/12/10
single-input change (SIC)
test pattern generator (TPG)
low power
Built-in self-test (BIST)
©版权所有 ©2017 CSpace - Powered by
CSpace