CORC

浏览/检索结果: 共40条,第1-10条 帮助

已选(0)清除 条数/页:   排序方式:
A resource-saving dual channel time-to-digital converter with shared tapped delay line in FPGAs 期刊论文
JOURNAL OF INSTRUMENTATION, 2021, 卷号: 16
作者:  Jiao, Y.;  Zhang, Q.;  Chen, W.;  Zhou, L.;  Chen, C.
收藏  |  浏览/下载:11/0  |  提交时间:2021/08/31
Ferroelectric FETs-Based Nonvolatile Logic-in-Memory Circuits 期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 卷号: 27, 期号: 1, 页码: 159-172
作者:  Chen, Xiaoming;  Niemier, Michael;  Hu, Xiaobo Sharon;  Yin, Xunzhao
收藏  |  浏览/下载:73/0  |  提交时间:2019/04/03
Energy-efficient Analog Processing Architecture for Direction of Arrival with Microphone Array 会议论文
18th IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2019, Miami, FL, United states, 2019-07-15
作者:  Liu, Changlu;  Lan, Tianxiang;  Li, Qin;  Jia, Kaige;  Fan, Yidian
收藏  |  浏览/下载:13/0  |  提交时间:2019/12/30
System-Level Counterfeit Detection Using On-Chip Ring Oscillator Array 期刊论文
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019, 卷号: 27, 页码: 2884-2896
作者:  Wang, Xiaoxiao;  Han, Yueying;  Tehranipoor, Mark
收藏  |  浏览/下载:2/0  |  提交时间:2019/12/30
Characterization of the column-based priority logic readout of topmetal-ii- cmos pixel direct charge sensor 期刊论文
Journal of instrumentation, 2017, 卷号: 12, 页码: 10
作者:  An, M.;  Zhang, W.;  Xiao, L.;  Gao, C.;  Chen, C.
收藏  |  浏览/下载:29/0  |  提交时间:2019/04/23
Characterization of the column-based priority logic readout of Topmetal-II- CMOS pixel direct charge sensor 期刊论文
JOURNAL OF INSTRUMENTATION, 2017, 卷号: 12, 页码: C03004
作者:  An, M;  Zhang, W;  Xiao, L;  Gao, C;  Chen, C
收藏  |  浏览/下载:28/0  |  提交时间:2019/08/27
An Enhancement of Crosstalk Avoidance Code Based on Fibonacci Numeral System for Through Silicon Vias 期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017
Cui, Xiaole; Cui, Xiaoxin; Ni, Yewen; Miao, Min; Jin Yufeng
收藏  |  浏览/下载:7/0  |  提交时间:2017/12/03
Publicly Verifiable Watermarking for Intellectual Property Protection in FPGA Design 期刊论文
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017, 卷号: Vol.25 No.4, 页码: 1520-1527
作者:  Zhang, JL;  Liu, LL
收藏  |  浏览/下载:5/0  |  提交时间:2019/12/31
Tight Upper Bound for Accelerating Reconfiguration of VLSI Arrays 期刊论文
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2015, 卷号: 24, 期号: 7, 页码: 10
作者:  Wu, Jigang;  Han, Xiaogang
收藏  |  浏览/下载:9/0  |  提交时间:2019/12/13
Secure Systolic Montgomery Modular Multiplier Over Prime Fields Resilient to Fault-Injection Attacks 期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 卷号: 23, 期号: 9
作者:  Yang, Qi;  Hu, Xiaoting;  Qin, Zhongping
收藏  |  浏览/下载:3/0  |  提交时间:2019/12/05


©版权所有 ©2017 CSpace - Powered by CSpace