×
验证码:
换一张
忘记密码?
记住我
CORC
首页
科研机构
检索
知识图谱
申请加入
托管服务
登录
注册
在结果中检索
科研机构
北京大学 [33]
内容类型
期刊论文 [33]
发表日期
2017 [3]
2016 [3]
2015 [8]
2014 [7]
2013 [3]
2012 [2]
更多...
×
知识图谱
CORC
开始提交
已提交作品
待认领作品
已认领作品
未提交全文
收藏管理
QQ客服
官方微博
反馈留言
浏览/检索结果:
共33条,第1-10条
帮助
限定条件
内容类型:期刊论文
专题:北京大学
第一署名单位
第一作者单位
通讯作者单位
已选(
0
)
清除
条数/页:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
排序方式:
请选择
作者升序
作者降序
题名升序
题名降序
发表日期升序
发表日期降序
提交时间升序
提交时间降序
Data Backup Optimization for Nonvolatile SRAM in Energy Harvesting Sensor Nodes
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017
Liu, Yongpan
;
Yue, Jinshan
;
Li, Hehe
;
Zhao, Qinghang
;
Zhao, Mengying
;
Xue, Chun Jason
;
Sun, Guangyu
;
Chang, Meng-Fan
;
Yang, Huazhong
收藏
  |  
浏览/下载:6/0
  |  
提交时间:2017/12/03
Cache memories
dead blocks
energy harvesting systems
nonvolatile static random access memory (nvSRAM)
sensor nodes
HYBRID MEMORY
CACHE
ARCHITECTURE
PREDICTION
SCHEME
POINT
Impact of quantum confinement on transport and the electrostatic driven performance of silicon nanowire transistors at the scaling limit
期刊论文
SOLID-STATE ELECTRONICS, 2017
Al-Ameri, Talib
;
Georgiev, Vihar P.
;
Sadi, Toufik
;
Wang, Yijiao
;
Adamu-Lema, Fikru
;
Wang, Xingsheng
;
Amoroso, Salvatore M.
;
Towie, Ewan
;
Brown, Andrew
;
Asenov, Asen
收藏
  |  
浏览/下载:4/0
  |  
提交时间:2017/12/03
CMOS
Electrostatics
Nanowire transistors
Performance
Quantum effects
TCAD
GATE
SIMULATION
INVERSION
MULTIGATE
MOSFETS
NM
Perspective analysis of tri gate germanium tunneling field-effect transistor with dopant segregation region at source/drain
期刊论文
JAPANESE JOURNAL OF APPLIED PHYSICS, 2017
Liu, Liang-kui
;
Shi, Cheng
;
Zhang, Yi-bo
;
Sun, Lei
收藏
  |  
浏览/下载:6/0
  |  
提交时间:2017/12/03
ELECTRICAL-PROPERTIES
SCHOTTKY CONTACTS
MOSFETS
SWITCHES
LIMIT
STACK
FCUDA-HB: Hierarchical and Scalable Bus Architecture Generation on FPGAs With the FCUDA Flow
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016
Chen, Ying
;
Nguyen, Tan
;
Chen, Yao
;
Gurumani, Swathi T.
;
Liang, Yun
;
Rupnow, Kyle
;
Cong, Jason
;
Hwu, Wen-Mei
;
Chen, Deming
收藏
  |  
浏览/下载:2/0
  |  
提交时间:2017/12/03
Bus-generation
communication bus
high-level synthesis (HLS)
system generation
A Device-Level Characterization Approach to Quantify the Impacts of Different Random Variation Sources in FinFET Technology
期刊论文
IEEE ELECTRON DEVICE LETTERS, 2016
Jiang, Xiaobo
;
Guo, Shaofeng
;
Wang, Runsheng
;
Wang, Xingsheng
;
Cheng, Binjie
;
Asenov, Asen
;
Huang, Ru
收藏
  |  
浏览/下载:3/0
  |  
提交时间:2017/12/04
FinFET
random variation
characterization
line-edge roughness (LER)
metal gate granularity (MGG)
LINE-EDGE ROUGHNESS
VARIABILITY
LWR
LER
An Accurate GPU Performance Model for Effective Control Flow Divergence Optimization
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016
Liang, Yun
;
Satria, Muhammad Teguh
;
Rupnow, Kyle
;
Chen, Deming
收藏
  |  
浏览/下载:4/0
  |  
提交时间:2017/12/04
Control flow divergence
CUDA
GPGPU
performance metric
thread regrouping
Insight Into Gate-Induced Drain Leakage in Silicon Nanowire Transistors
期刊论文
ieee电子器件汇刊, 2015
Fan, Jiewen
;
Li, Ming
;
Xu, Xiaoyan
;
Yang, Yuancheng
;
Xuan, Haoran
;
Huang, Ru
收藏
  |  
浏览/下载:2/0
  |  
提交时间:2015/11/10
Band-to-band tunneling (BTBT)
CMOS technology
gate-induced drain leakage (GIDL)
power consumption
silicon nanowire transistors (SNWTs)
CMOS TECHNOLOGY
MOSFET
GIDL
DEVICES
DESIGN
Analytical current model of tunneling field-effect transistor considering the impacts of both gate and drain voltages on tunneling
期刊论文
science china information sciences, 2015
Wang Chao
;
Wu ChunLei
;
Wang JiaXin
;
Huang QianQian
;
Huang Ru
收藏
  |  
浏览/下载:4/0
  |  
提交时间:2015/11/10
tunneling field-effect transistor
current model
surface potential
drain voltage
tunneling width
Noise coupling between through-silicon vias and active devices for 20/14-nm technology nodes
期刊论文
aip advances, 2015
Fang, Runiu
;
Sun, Xin
;
Miao, Min
;
Jin, Yufeng
收藏
  |  
浏览/下载:3/0
  |  
提交时间:2015/11/17
Instruction Cache Locking Using Temporal Reuse Profile
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015
Liang, Yun
;
Mitra, Tulika
;
Ju, Lei
收藏
  |  
浏览/下载:5/0
  |  
提交时间:2017/12/03
Cache
cache locking
performance
temporal reuse profile (TRP)
REAL-TIME SYSTEMS
EMBEDDED SYSTEMS
MULTI-CORES
©版权所有 ©2017 CSpace - Powered by
CSpace