×
验证码:
换一张
忘记密码?
记住我
CORC
首页
科研机构
检索
知识图谱
申请加入
托管服务
登录
注册
在结果中检索
科研机构
长春光学精密机械与物... [1]
内容类型
会议论文 [1]
发表日期
2006 [1]
×
知识图谱
CORC
开始提交
已提交作品
待认领作品
已认领作品
未提交全文
收藏管理
QQ客服
官方微博
反馈留言
浏览/检索结果:
共1条,第1-1条
帮助
限定条件
发表日期:2006
已选(
0
)
清除
条数/页:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
排序方式:
请选择
作者升序
作者降序
题名升序
题名降序
发表日期升序
发表日期降序
提交时间升序
提交时间降序
Design and implementation of high-speed digital CMOS camera driving control timing and data interface (EI CONFERENCE)
会议论文
Sixth International Symposium on Instrumentation and Control Technology: Sensors, Automatic Measurement, Control and Computer Simulation, October 13, 2006 - October 15, 2006, Beijing, China
Sun H.
;
Cai R.
;
Wang Y.
收藏
  |  
浏览/下载:27/0
  |  
提交时间:2013/03/25
High-speed digital cameras are progressing rapidly with the development of CMOS image sensor in these few years. In order to develop a high-speed CMOS industrial digital camera
the CMOS image sensor MI-MV13 is used. The sensor drive pulse and control timing based on Xilinx Virtex-II Pro FPGA is designed. A novel format of digital image transporting based on Camera Link data port is defined in this paper. It is implemented 1280 (H) 1024 (V) SXGA resolution digital image transported at a high frame rate of 300 fps (frames-per-second) with 5 Pixels 10 bit compatible Camera Link Medium Configuration. In addition
these functions that adjustments of exposure beginning time
integral time
AOI (Area of Interest) output and so on
are realized in a FPGA chip. All of the function modules are embedded in a SOPC (System on a Programmable Chip)
and further functions can be easily added to the chip at the second time development. Experimental results show that the design of driving control timing and data interface in FPGA is suitable for high-frame rate
low power
intelligent and miniaturization digital video camera.
©版权所有 ©2017 CSpace - Powered by
CSpace