Line-Coalescing DRAM Cache | |
Zhang, Qianlong1; Sui, Xiufeng2; Hou, Rui3; Zhang, Lixin4 | |
刊名 | SUSTAINABLE COMPUTING-INFORMATICS & SYSTEMS
![]() |
2021-03-01 | |
卷号 | 29页码:10 |
关键词 | DRAM Cache Die-stacked DRAM 3D DRAM HBM HMC |
ISSN号 | 2210-5379 |
DOI | 10.1016/j.suscom.2020.100449 |
英文摘要 | Die-stacked DRAM has emerged as an effective approach to address the memory bandwidth wall as it offers much higher bandwidth than off-chip DRAM. It is typically used along with much larger off-chip DRAM to form a hybrid memory system with sufficient capacity and abundant bandwidth. Lots of research activities have been drawn to exploit the potentials of such memory systems. One of the approaches is to use Die-stacked DRAM as a cache of off-chip DRAM. Judicious mechanisms have been proposed to manage these on-chip DRAM caches with tailored line sizes, fetch sizes, replacement policies, and allocation mechanisms. One such example is Footprint Cache [16] which uses 2 KB lines but populates each line with only referenced 64B blocks to avoid transferring dead blocks. Doing so significantly reduces the traffic between on-chip DRAM and off-chip DRAM. In this paper, we propose to extend the idea of Decoupled Sector Cache [32] to the DRAM Cache by allowing multiple sparsely populated lines to be coalesced and stored in one DRAM Cache line (we call it Line-Coalescing DRAM Cache (LCDC)). Our experimental results show that LCDC can effectively increase the utilization of on-chip DRAM and provide 16.7% performance boost over prior designs. In addition, it is orthogonal with many existing DRAM Cache techniques and can work with them to increase the performance improvement to 27.5% and achieve 89.1% of the performance of an ideal DRAM Cache design. |
WOS研究方向 | Computer Science |
语种 | 英语 |
出版者 | ELSEVIER |
WOS记录号 | WOS:000632637700001 |
内容类型 | 期刊论文 |
源URL | [http://119.78.100.204/handle/2XEOYT63/16753] ![]() |
专题 | 中国科学院计算技术研究所 |
通讯作者 | Zhang, Qianlong |
作者单位 | 1.Univ Chinese Acad Sci, Inst Comp Technol, Chinese Acad Sci, 6 Kexueyuan South Rd Zhongguancun, Beijing 100190, Peoples R China 2.Beijing Inst Technol, 5 South St, Beijing 100081, Peoples R China 3.Chinese Acad Sci, Inst Informat Engn, Minzhuang Rd 89-A, Beijing 100093, Peoples R China 4.Chinese Acad Sci, Inst Comp Technol, 6 Kexueyuan South Rd Zhongguancun, Beijing 100190, Peoples R China |
推荐引用方式 GB/T 7714 | Zhang, Qianlong,Sui, Xiufeng,Hou, Rui,et al. Line-Coalescing DRAM Cache[J]. SUSTAINABLE COMPUTING-INFORMATICS & SYSTEMS,2021,29:10. |
APA | Zhang, Qianlong,Sui, Xiufeng,Hou, Rui,&Zhang, Lixin.(2021).Line-Coalescing DRAM Cache.SUSTAINABLE COMPUTING-INFORMATICS & SYSTEMS,29,10. |
MLA | Zhang, Qianlong,et al."Line-Coalescing DRAM Cache".SUSTAINABLE COMPUTING-INFORMATICS & SYSTEMS 29(2021):10. |
个性服务 |
查看访问统计 |
相关权益政策 |
暂无数据 |
收藏/分享 |
除非特别说明,本系统中所有内容都受版权保护,并保留所有权利。
修改评论