Always-on Buffer Clustering implementation in low power physical design of 28nm process | |
Yan, Wei ; Chen, Quanbiao ; Zhang, Zhibo ; Wang, Jack ; Jin, Yufeng ; Shi, Guangyi | |
2015 | |
英文摘要 | This paper presents an Always-on buffer cluster implementation based on 28nm chip fabrication process. With the 28 nanometer process, area resources become more deficient than the previous node era in IC physical design. We have encountered serious congestion problems. Traditional method of low power physical design flow cannot make full use of the limited resources of the chip area. Therefore we put forward a low power physical optimization method, Always-on Buffer Clustering. It can save area resources and reduce power consumption dramatically, which can also solve the congestion problem due to lack of routing resources in the chip design process. ? 2015 IEEE.; EI; 1775-1780 |
语种 | 英语 |
出处 | 5th Annual IEEE International Conference on Cyber Technology in Automation, Control and Intelligent Systems, IEEE-CYBER 2015 |
DOI标识 | 10.1109/CYBER.2015.7288215 |
内容类型 | 其他 |
源URL | [http://ir.pku.edu.cn/handle/20.500.11897/436599] |
专题 | 软件与微电子学院 |
推荐引用方式 GB/T 7714 | Yan, Wei,Chen, Quanbiao,Zhang, Zhibo,et al. Always-on Buffer Clustering implementation in low power physical design of 28nm process. 2015-01-01. |
个性服务 |
查看访问统计 |
相关权益政策 |
暂无数据 |
收藏/分享 |
除非特别说明,本系统中所有内容都受版权保护,并保留所有权利。
修改评论