CORC  > 北京大学  > 软件与微电子学院
Hierarchical loop partitioning for rapid generation of runtime configurations
Lam, Siew-Kei ; Deng, Yun ; Hu, Jian ; Zhou, Xilong ; Srikanthan, Thambipillai
2010
英文摘要Runtime reconfiguration provides an efficient means to reduce the hardware cost, while satisfying the performance, flexibility and power requirements of embedded systems. The growing complexity of the applications necessitates methods that can rapidly identify a suitable set of configurations by splitting the computational structures into temporal partitions in order to evaluate the benefits of runtime reconfiguration early in the design cycle. In this paper, we present a hierarchical loop partitioning strategy that reduces the complexity of the search space for determining the runtime custom instruction configurations for reconfigurable processors. Experimental results show that the proposed partitioning strategy can lead to an average and maximum performance gain (in terms of clock cycle savings) of over 14% and 31% respectively when compared to a recently reported technique. In addition, when compared to the existing technique, the proposed partitioning method has significantly lower runtime in many of the cases considered. ? 2010 Springer-Verlag.; EI; 0
语种英语
DOI标识10.1007/978-3-642-12133-3_26
内容类型其他
源URL[http://ir.pku.edu.cn/handle/20.500.11897/330221]  
专题软件与微电子学院
推荐引用方式
GB/T 7714
Lam, Siew-Kei,Deng, Yun,Hu, Jian,et al. Hierarchical loop partitioning for rapid generation of runtime configurations. 2010-01-01.
个性服务
查看访问统计
相关权益政策
暂无数据
收藏/分享
所有评论 (0)
暂无评论
 

除非特别说明,本系统中所有内容都受版权保护,并保留所有权利。


©版权所有 ©2017 CSpace - Powered by CSpace