CORC  > 北京大学  > 信息科学技术学院
Research on system-level architecture of single-chip cryptographic data processor
Tian, Ze ; Zhang, Yihao ; Yu, Dunshan ; Sheng, Shimin ; Qiu, Yulin
刊名guti dianzixue yanjiu yu jinzhanresearch and progress of solid state electronics
2003
英文摘要A system-level architecture design of single-chip cryptographic data processor is presented. The system-level architecture design involves microprocessor core architecture, the data interface, user ID interface, cryptographic algorithm special component and cryptographic algorithms RSA and CHES VLSI implementation IP module and the true random number generator. All the function modules are necessary for a system on a single cryptographic data processor chip. The architecture (including microprocessor core architecture) is incompatible with any other system and keeps some secret in architecture. The structure also has some special function and instruction for accelerating cryptographic data processing. So the architecture has many cryptographic features, and is very effective in design of SoC chip for information security devices.; EI; 0; 4; 427-433; 23
语种英语
内容类型期刊论文
源URL[http://ir.pku.edu.cn/handle/20.500.11897/407834]  
专题信息科学技术学院
推荐引用方式
GB/T 7714
Tian, Ze,Zhang, Yihao,Yu, Dunshan,et al. Research on system-level architecture of single-chip cryptographic data processor[J]. guti dianzixue yanjiu yu jinzhanresearch and progress of solid state electronics,2003.
APA Tian, Ze,Zhang, Yihao,Yu, Dunshan,Sheng, Shimin,&Qiu, Yulin.(2003).Research on system-level architecture of single-chip cryptographic data processor.guti dianzixue yanjiu yu jinzhanresearch and progress of solid state electronics.
MLA Tian, Ze,et al."Research on system-level architecture of single-chip cryptographic data processor".guti dianzixue yanjiu yu jinzhanresearch and progress of solid state electronics (2003).
个性服务
查看访问统计
相关权益政策
暂无数据
收藏/分享
所有评论 (0)
暂无评论
 

除非特别说明,本系统中所有内容都受版权保护,并保留所有权利。


©版权所有 ©2017 CSpace - Powered by CSpace