QQ客服 官方微博 反馈留言

	A novel jitter measurement method with built-in oscillation test structure for phase locked
	Xia, T. ; Chen, Z. J. ; Jia, S.
	2005
英文摘要	A built-in oscillation test method for jitter measurement of Phase Locked Loops (PLLs) is proposed in this paper. Compared to previous jitter measurement methods, it offers the advantages of two methods of jitter measurement, namely, the one using time-to-voltage converter (TVC) and the other using time-to-digital converter (TDC). Meantime, it utilizes the idea of oscillation built-in self test (OBIST). In this paper, a mathematic model of this method is first proposed, and its principle is explained in detail. Then a custom IC was designed in a 0.18-mu m CMOS process as a proof of the concept. This circuit requires a silicon area of 95 mu m(2) and the simulation results indicate a timing resolution of 10.2 ps. As test time is another important consideration for a production test, the proposed method reduces test time to the theoretical minimum.; http://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcApp=PARTNER_APP&SrcAuth=LinksAMR&KeyUT=WOS:000245210600033&DestLinkType=FullRecord&DestApp=ALL_WOS&UsrCustomerID=8e1609b174ce4e31116a60747a720701 ; Engineering, Electrical & Electronic; Instruments & Instrumentation; Physics, Condensed Matter; CPCI-S(ISTP); 1
语种	英语
内容类型	其他
源URL	[http://ir.pku.edu.cn/handle/20.500.11897/406737]
专题	信息科学技术学院
推荐引用方式 GB/T 7714	Xia, T.,Chen, Z. J.,Jia, S.. A novel jitter measurement method with built-in oscillation test structure for phase locked. 2005-01-01.

个性服务

查看访问统计

相关权益政策

暂无数据

收藏/分享

除非特别说明，本系统中所有内容都受版权保护，并保留所有权利。