QQ客服 官方微博 反馈留言

	An efficient iterative synchronization scheme for LDPC-coded DS-SS systems using two samples per chip
	An, Liu ; Wu, Luo
	2006
英文摘要	In this paper, an efficient iterative timing and carrier phase recovery scheme is proposed for LDPC-Coded Direct Sequence Spread Spectrum (DS-SS) systems. The received signal after the chip-matched filter is two times over sampled per chip. The characteristics of DS-SS signal and LDPC decoder are explored to make the synchronization scheme efficient and simple in such a low sampling ratio. Three sets of correlation values provided by three correlators with different timing offsets are stored to estimate timing and carrier phase. The estimation is performed once per decoding iteration based on the maximum likelihood theory aided by hard decision obtained from LDPC decoder. The overall complexity of this scheme is very low and the performance of the proposed scheme approaches that with the ideal synchronization on AWGN channel.; http://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcApp=PARTNER_APP&SrcAuth=LinksAMR&KeyUT=WOS:000243282100111&DestLinkType=FullRecord&DestApp=ALL_WOS&UsrCustomerID=8e1609b174ce4e31116a60747a720701 ; Engineering, Electrical & Electronic; Telecommunications; CPCI-S(ISTP); 0
语种	英语
内容类型	其他
源URL	[http://ir.pku.edu.cn/handle/20.500.11897/406703]
专题	信息科学技术学院
推荐引用方式 GB/T 7714	An, Liu,Wu, Luo. An efficient iterative synchronization scheme for LDPC-coded DS-SS systems using two samples per chip. 2006-01-01.

个性服务

查看访问统计

相关权益政策

暂无数据

收藏/分享

除非特别说明，本系统中所有内容都受版权保护，并保留所有权利。