QQ客服 官方微博 反馈留言

	A high speed and efficient architecture of VLD for AVS HD video decoder
	Liu, Yutong ; Yang, Zhenqiang ; Jia, Huizhu ; Xie, Don
	2012
英文摘要	In this paper, we present a high speed and efficient architecture of Variable Length Decoder for AVS video standard targeted for all-hardware implementation. Besides the regular operations of decoding Fixed Length Code, unsigned or signed k-th Exp-Golomb Code and 2D Variable Length Code, the proposed design provides other functions such as de-stuffing or pre-fetching the Bitstream. It can perform decoding syntax elements of sequence, frame, slice, and macro block. The complete architecture has been described in Verilog HDL, simulated with Modelsim SE 6.3c simulator, implemented using FPGA of Xinlinx Vertex5 VLX330. Without any strict constraint, the design can achieve a working frequency at 190 MHz after synthesis with Synplify_pro9.4, and the critical path is less than 6.5ns after place & route. The throughput of the design is 1 codeword per clock. In all, the architecture fully meets the demands of AVS HD decoder. It can support real-time decoding for 1080P @ 30 frame/s or 1080i @ 60 field/s videos. Inevitably, the cost for such a high speed design is consuming more hardware resources. Report of Place & Route shows about 9.1K LUTs (4% of the total LUTs in FPGA chip) are consumed by our design. Although the VLD architecture was originally designed for AVS video standard, the idea of the design can be easily adapted to other video standards.; Engineering, Electrical & Electronic; Imaging Science & Photographic Technology; EI; CPCI-S(ISTP); 0
语种	英语
DOI标识	10.1109/PCS.2012.6213316
内容类型	其他
源URL	[http://ir.pku.edu.cn/handle/20.500.11897/406049]
专题	信息科学技术学院
推荐引用方式 GB/T 7714	Liu, Yutong,Yang, Zhenqiang,Jia, Huizhu,et al. A high speed and efficient architecture of VLD for AVS HD video decoder. 2012-01-01.

个性服务

查看访问统计

相关权益政策

暂无数据

收藏/分享

除非特别说明，本系统中所有内容都受版权保护，并保留所有权利。