QQ客服 官方微博 反馈留言

	Parametric Study, Modeling of Etching Process and Application for Tapered Through-Silicon-Via
	Ma, Shenglin ; Zhong, Xiao ; Bian, Yuan ; Sun, Xin ; Zhu, Yunhui ; Chen, Jing ; Miao, Min ; Jin, Yufeng
	2012
英文摘要	Tapered TSV interconnection has begun used in CMOS Image Senor (CIS) and currently is penetrating its application in other areas, such as MEMS devices and Si Interposer. It helps relive the technical difficulties of conformal deposition of insulation layer and conducting layer and therefore it's helpful for yield improvement and cost reduction. Besides that, it helps also relieve the stress accumulation at the opening of TSV which poses a potential threat to reliability. In this paper, parametric study of etching process for tapered TSV with SF6/C4F8/O-2 will be carried out in an STS ICP etching machine. Interactions between the process parameters and TSV profile will be studied and TSV profile development versus time will be modeled for offering guidance for TSV profile design and its relative etching recipe design/optimization. Finally, in order to extend SF6/C4F8/O-2 etching technique's capability in producing high depth, no sidewall bowing TSV, a manufacturing method featuring in a SF6/C4F8/O-2 etching followed by a BOSCH process will be proposed, and recipe design/optimization and its verification for a designed tapered TSV will be detailed.; http://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcApp=PARTNER_APP&SrcAuth=LinksAMR&KeyUT=WOS:000319836000106&DestLinkType=FullRecord&DestApp=ALL_WOS&UsrCustomerID=8e1609b174ce4e31116a60747a720701 ; Engineering, Electrical & Electronic; EI; CPCI-S(ISTP); 0
语种	英语
DOI标识	10.1109/ICEPT-HDP.2012.6474663
内容类型	其他
源URL	[http://ir.pku.edu.cn/handle/20.500.11897/405945]
专题	信息科学技术学院
推荐引用方式 GB/T 7714	Ma, Shenglin,Zhong, Xiao,Bian, Yuan,et al. Parametric Study, Modeling of Etching Process and Application for Tapered Through-Silicon-Via. 2012-01-01.

个性服务

查看访问统计

相关权益政策

暂无数据

收藏/分享

除非特别说明，本系统中所有内容都受版权保护，并保留所有权利。