QQ客服 官方微博 反馈留言

	Implementation of low-voltage True-Single-Phase-Clocking (TSPC) logic using bulk dynamic threshold MOS technique
	Ke, Wu ; Song, Jia ; Zhongjian, Chen ; Xuewen, Gan
	2005
英文摘要	Dynamic threshold MOS circuits can adjust devices' threshold according to the states of the circuits and thus offer higher speed and better saving of energy at low voltage. In this paper a new fast Bulk True Single Phase Clocking (TSPC) Dynamic Threshold MOS scheme for both NMOS and PMOS is introduced. In this scheme the common substrate of the NMOS logic or PMOS logic is dynamically controlled: the potential changes only when these transistors need to work and keeps high threshold when they are shut down. And the scheme uses the charge recovery technique of the substrate. to further reduce power. It is capable of operating at 0.8V or even lower. The proposed scheme is shown to be 33.45% faster and has 20.86% energy savings compared to the regular TSPC logic circuits, during HSPICE simulation. ? 2005 IEEE.; EI; 0
语种	英语
内容类型	其他
源URL	[http://ir.pku.edu.cn/handle/20.500.11897/295093]
专题	信息科学技术学院
推荐引用方式 GB/T 7714	Ke, Wu,Song, Jia,Zhongjian, Chen,et al. Implementation of low-voltage True-Single-Phase-Clocking (TSPC) logic using bulk dynamic threshold MOS technique. 2005-01-01.

个性服务

查看访问统计

相关权益政策

暂无数据

收藏/分享

除非特别说明，本系统中所有内容都受版权保护，并保留所有权利。