QQ客服 官方微博 反馈留言

	A new method to fabricate sidewall insulation of TSV using a parylene protection layer
	Ming, Ji ; Yunhui, Zhu ; Shenglin, Ma ; Xin, Sun ; Min, Miao ; Yufeng, Jin
	2009
英文摘要	This paper focused on the process of forming sidewall insulation of through silicon via (TSV) which was a challenging bottleneck in 3D integration technologies. In traditional way, etching silicon oxide on via bottom would reduce the thickness of sidewall insulation layer inevitably, which might lead to the failure of TSV sidewall insulation and electrical interconnection characteristic. In this paper, the parylene-C (called parylene herein) film was used to cover the silicon oxide of via in the anisotropic etching process, which prevented the silicon oxide at the sidewall from being etched. Using this method, a well sidewall insulation layer was fabricated successfully. The sidewall thickness of oxide layer gained 0.93??m, 0.49??m, and 0.40??m at the top part, middle part of the via and the via-base respectively after etching process. ?2009 IEEE.; EI; 0
语种	英语
DOI标识	10.1109/ICEPT.2009.5270793
内容类型	其他
源URL	[http://ir.pku.edu.cn/handle/20.500.11897/263215]
专题	信息科学技术学院
推荐引用方式 GB/T 7714	Ming, Ji,Yunhui, Zhu,Shenglin, Ma,et al. A new method to fabricate sidewall insulation of TSV using a parylene protection layer. 2009-01-01.

个性服务

查看访问统计

相关权益政策

暂无数据

收藏/分享

除非特别说明，本系统中所有内容都受版权保护，并保留所有权利。