Triple-Gate Fin Field Effect Transistors with Fin-Thickness Optimization to Reduce the Impact of Fin Line Edge Roughness | |
Yu, Shimeng ; Zhao, Yuning ; Du, Gang ; Kang, Jinfeng ; Han, Ruqi ; Liu, Xiaoyan | |
2009 | |
关键词 | SIMULATION DESIGN |
英文摘要 | Three-dimensional (3D) statistical simulation is presented to propose using triple-gate (TG) fin field effect transistors (FinFETs) with optimized fin-thickness (T(si)) to reduce the fin line edge roughness (LER) effect both in the device and circuit level. The results show that ultrathin fin will lead to intolerable parameter fluctuations in 20 nm double-gate (DG) FinFETs and FinFETs static random access memory (SRAM). Increasing T(si) can alleviate fin LER effect, but in the meantime it will exacerbate the short channel effect (SCE). TG structure can strengthen the gate controllability over the channel, thus, can suppress SCE and reduce LER effect as well. Adopting TG structure can relax the constraint of fin-thickness to half the gate length. (C) 2009 The Japan Society of Applied Physics; http://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcApp=PARTNER_APP&SrcAuth=LinksAMR&KeyUT=WOS:000265652700053&DestLinkType=FullRecord&DestApp=ALL_WOS&UsrCustomerID=8e1609b174ce4e31116a60747a720701 ; Physics, Applied; SCI(E); EI; CPCI-S(ISTP); 0 |
语种 | 英语 |
DOI标识 | 10.1143/JJAP.48.04C052 |
内容类型 | 其他 |
源URL | [http://ir.pku.edu.cn/handle/20.500.11897/152816] |
专题 | 信息科学技术学院 |
推荐引用方式 GB/T 7714 | Yu, Shimeng,Zhao, Yuning,Du, Gang,et al. Triple-Gate Fin Field Effect Transistors with Fin-Thickness Optimization to Reduce the Impact of Fin Line Edge Roughness. 2009-01-01. |
个性服务 |
查看访问统计 |
相关权益政策 |
暂无数据 |
收藏/分享 |
除非特别说明,本系统中所有内容都受版权保护,并保留所有权利。
修改评论