| An efficient vlsi architecture for cbac of avs hdtv decoder | |
| Zheng, Junhao1,2; Gao, Wen3; Wu, David4; Xie, Don4 | |
| 刊名 | Signal processing-image communication
 |
| 2009-04-01 | |
| 卷号 | 24期号:4页码:324-332 |
| 关键词 | Cbac Avs Vlsi Hdtv |
| ISSN号 | 0923-5965 |
| DOI | 10.1016/j.image.2008.12.007 |
| 通讯作者 | Zheng, junhao(jhzheng@jdl.ac.cn) |
| 英文摘要 | Context-based binary arithmetic coding (cbac) is a normative part of the newest x profile of advanced audio video coding standard (avs). this paper presents an efficient vlsi architecture for cbac decoding in avs. compared with cbac in h.264/avc, the simpler binarization methods and context selection schemes are adopted in avs. in order to avoid the slow multiplications, the traditional arithmetic calculation is transformed to the logarithm domain. although these features can obtain better balance between the compression gain and implementation cost, it still brings huge challenge for high-throughput implementation. the fact that current bin decoding depends on previous bin results in long latency and limits overall system performance. in this paper, we present a software-hardware co-design by using bin distribution feature. a novel pipeline-based architecture is proposed where the arithmetic decoding engine works in parallel with the context maintainer. a finite state machine (fsm) is used to control the decoding procedure flexibly and the context scheduling is organized carefully to minimize the access times of context rams. in addition. the critical path is optimized for the timing. the proposed implementation can work at 150 mhz and achieve the real-time avs cbac decoding for 1080i hdtv video. (c) 2009 elsevier b.v. all rights reserved. |
| WOS研究方向 | Engineering |
| WOS类目 | Engineering, Electrical & Electronic |
| 语种 | 英语 |
| 出版者 | ELSEVIER SCIENCE BV |
| WOS记录号 | WOS:000267039600008 |
| 内容类型 | 期刊论文 |
| URI标识 | http://www.corc.org.cn/handle/1471x/2396319 |
| 专题 | 中国科学院大学 |
| 通讯作者 | Zheng, Junhao |
| 作者单位 | 1.Chinese Acad Sci, Inst Comp Technol, Beijing, Peoples R China 2.Grad Univ Chinese Acad Sci, Beijing, Peoples R China 3.Peking Univ, Inst Digital Media, Beijing 100871, Peoples R China 4.Spreadtrum Commun Inc, Shanghai, Peoples R China |
| 推荐引用方式 GB/T 7714 | Zheng, Junhao,Gao, Wen,Wu, David,et al. An efficient vlsi architecture for cbac of avs hdtv decoder[J]. Signal processing-image communication,2009,24(4):324-332. |
| APA | Zheng, Junhao,Gao, Wen,Wu, David,&Xie, Don.(2009).An efficient vlsi architecture for cbac of avs hdtv decoder.Signal processing-image communication,24(4),324-332. |
| MLA | Zheng, Junhao,et al."An efficient vlsi architecture for cbac of avs hdtv decoder".Signal processing-image communication 24.4(2009):324-332. |
| 个性服务 |
| 查看访问统计 |
| 相关权益政策 |
| 暂无数据 |
| 收藏/分享 |
除非特别说明，本系统中所有内容都受版权保护，并保留所有权利。
修改评论