CORC  > 华南理工大学
A brief implementation analysis of SHA-1 on FPGAs, GPUs and cell processors (EI收录)
Zhou, Lin[1]; Han, Wenbao[1]
会议名称2009 International Conference on Engineering Computation, ICEC 2009
会议日期May 2, 2009 - May 3, 2009
会议地点Hong Kong, China
关键词Computer graphics equipment Field programmable gate arrays (FPGA) Investments Program processors
URL标识查看原文
内容类型会议论文
URI标识http://www.corc.org.cn/handle/1471x/2081590
专题华南理工大学
作者单位[1] Department of Applied Mathematics, Zhengzhou Information Engineering University, PO Box 1001-7410, Zhengzhou 450002, China
推荐引用方式
GB/T 7714
Zhou, Lin[1],Han, Wenbao[1]. A brief implementation analysis of SHA-1 on FPGAs, GPUs and cell processors (EI收录)[C]. 见:2009 International Conference on Engineering Computation, ICEC 2009. Hong Kong, China. May 2, 2009 - May 3, 2009.
个性服务
查看访问统计
相关权益政策
暂无数据
收藏/分享
所有评论 (0)
暂无评论
 

除非特别说明,本系统中所有内容都受版权保护,并保留所有权利。


©版权所有 ©2017 CSpace - Powered by CSpace