Design and implementation of IRIG-B Code Time System Using CPLD Technique Based on PCI Bus
Ma, Hong-Jiao ; Hu, Yong-Hui ; Wu, Fu-Ping ; Yuan, Hai-Bo ; Li, Jian-Xun
2008
会议名称IEEE International Frequency Control Symposium
会议日期MAY 19-21, 2008
会议地点Honolulu, HI
英文摘要As general international standard, Inter-Range Instrumentation Group (TRIG) time codes were widely used in modern digital range, monitoring and measurement system, auto-control and commercial fields etc. A new design of IRIG-B code unified time system with high precision using Complex Programmable Logic Device (CPLD) technique based on PCI Bus is proposed in this paper. As compared with the original hardware electric circuit, the CPLD technique has lots of advantages such as smaller size, lower costs and the more reliable stability. Modulated and un-modulated IRIG-B time codes are respectively transmitting the information by varying the amplitude of a sine wave carrier and pulse duration modulation of a DC-signal (TTL). The sine carrier wave modulated signal is generated in a digital way by CPLD. The frequency of this signal is derived from the main oscillator of the system, which is disciplined by CLASS (Compass Navigation Satellite System). This leads to a sine carrier wave with high accuracy. Data transfer is synchronized by the 1PPS (pulse per second) derived from the CLASS. Its various outputs like IRIG-B time code, serial time string and 1PPS (Accuracy of pulse outputs: < +/- 100ns) can be used to synchronize other devices. IRIG-B code unified time system is designed for synchronizing the time of computers with PCI bus interface and for providing an Application Programming Interface (API), which allows user to read the time of great accuracy and precision in his own application program.
收录类别CPCI
产权排序1
会议主办者IEEE
会议录2008 IEEE INTERNATIONAL FREQUENCY CONTROL SYMPOSIUM, VOLS 1 AND 2
语种英语
ISBN号978-1-4244-1794-0
内容类型会议论文
源URL[http://210.72.145.45/handle/361003/5252]  
专题国家授时中心_时间用户系统研究室
推荐引用方式
GB/T 7714
Ma, Hong-Jiao,Hu, Yong-Hui,Wu, Fu-Ping,et al. Design and implementation of IRIG-B Code Time System Using CPLD Technique Based on PCI Bus[C]. 见:IEEE International Frequency Control Symposium. Honolulu, HI. MAY 19-21, 2008.
个性服务
查看访问统计
相关权益政策
暂无数据
收藏/分享
所有评论 (0)
暂无评论
 

除非特别说明,本系统中所有内容都受版权保护,并保留所有权利。


©版权所有 ©2017 CSpace - Powered by CSpace