QQ客服 官方微博 反馈留言

	A high speed multi-level-parallel array processor for vision chips
	SHI Cong ; YANG Jie ; WU NanJian ; WANG ZhiHua ; SHI Cong ; YANG Jie ; WU NanJian ; WANG ZhiHua
	2016-03-30 ; 2016-03-30
关键词	vision chip array processor multi-level-parallel high speed image processing face detection TP332
其他题名	A high speed multi-level-parallel array processor for vision chips
中文摘要	This paper proposes a high speed multi-level-parallel array processor for programmable vision chips.This processor includes 2-D pixel-parallel processing element(PE)array and 1-D row-parallel row processor(RP)array.The two arrays both operate in a single-instruction multiple-data(SIMD)fashion and share a common instruction decoder.The sizes of the arrays are scalable according to dedicated applications.In PE array,each PE can communicate not only with its nearest neighbor PEs,but also with the next near neighbor PEs in diagonal directions.This connection can help to speed up local operations in low-level image processing.On the other hand,global operations in mid-level processing are accelerated by the skipping chain and binary boosters in RP array.The array processor was implemented on an FPGA device,and was successfully tested for various algorithms,including real-time face detection based on PPED algorithm.The results show that the image processing speed of proposed processor is much higher than that of the state-of-the-arts digital vision chips.; This paper proposes a high speed multi-level-parallel array processor for programmable vision chips. This processor includes 2-D pixel-parallel processing element(PE) array and 1-D row-parallel row processor(RP) array. The two arrays both operate in a single-instruction multiple-data(SIMD) fashion and share a common instruction decoder. The sizes of the arrays are scalable according to dedicated applications. In PE array,each PE can communicate not only with its nearest neighbor PEs,but also with the next near neighbor PEs in diagonal directions. This connection can help to speed up local operations in low-level image processing. On the other hand,global operations in mid-level processing are accelerated by the skipping chain and binary boosters in RP array. The array processor was implemented on an FPGA device,and was successfully tested for various algorithms,including real-time face detection based on PPED algorithm. The results show that the image processing speed of proposed processor is much higher than that of the state-of-the-arts digital vision chips.
语种	英语 ; 英语
内容类型	期刊论文
源URL	[http://ir.lib.tsinghua.edu.cn/ir/item.do?handle=123456789/146633]
专题	清华大学
推荐引用方式 GB/T 7714	SHI Cong,YANG Jie,WU NanJian,et al. A high speed multi-level-parallel array processor for vision chips[J],2016, 2016.
APA	SHI Cong.,YANG Jie.,WU NanJian.,WANG ZhiHua.,SHI Cong.,...&WANG ZhiHua.(2016).A high speed multi-level-parallel array processor for vision chips..
MLA	SHI Cong,et al."A high speed multi-level-parallel array processor for vision chips".(2016).

个性服务

查看访问统计

相关权益政策

暂无数据

收藏/分享

除非特别说明，本系统中所有内容都受版权保护，并保留所有权利。