CORC  > 清华大学
Video decoder verification platform based on FPGA
Li Yu ; Mei Shun-liang
2010-10-12 ; 2010-10-12
关键词Practical/ field programmable gate arrays video coding/ video decoder verification FPGA video coding decoder chip design chip verification/ B6135C Image and video coding C5260D Video signal processing
中文摘要The difficulty and cost of video processor design increase greatly with the complexity and increase of video coding algorithm. To meet the verification requirements of decoder chip design, verification framework for video coding decoder chip is proposed and the FPGA based verification platform is designed.
语种中文
出版者Editorial Board of Microcomputer Information ; China
内容类型期刊论文
源URL[http://hdl.handle.net/123456789/82384]  
专题清华大学
推荐引用方式
GB/T 7714
Li Yu,Mei Shun-liang. Video decoder verification platform based on FPGA[J],2010, 2010.
APA Li Yu,&Mei Shun-liang.(2010).Video decoder verification platform based on FPGA..
MLA Li Yu,et al."Video decoder verification platform based on FPGA".(2010).
个性服务
查看访问统计
相关权益政策
暂无数据
收藏/分享
所有评论 (0)
暂无评论
 

除非特别说明,本系统中所有内容都受版权保护,并保留所有权利。


©版权所有 ©2017 CSpace - Powered by CSpace