| 片级三维寄生电容的并行提取算法 | |
| 郑蓝舟 ; 喻文健 ; 尹航 ; 王泽毅 ; Zheng Lanzhou ; Yu Wenjian ; Yin Hang ; Wang Zeyi | |
| 2010-05-12 ; 2010-05-12 | |
| 关键词 | 并行计算 重叠组合法 三维寄生电容 全芯片提取 消息传递接口 parallel computation overlap-combination method 3D parasitic capacitance full chip extraction message passing interface TN47 |
| 其他题名 | A Parallel Algorithm for Chip-Level 3D Parasitic Capacitance Extraction |
| 中文摘要 | 随着多核CPU和分布式机群的日益普及,并行计算被日益广泛地应用于科学与工程实践中,以解决复杂的数值模拟问题.提出片级三维寄生电容的并行提取算法,它基于三维层次式块边界元素法,应用双向重叠组合思想将芯片划分为4类大小不同的"窗口";采用可变长的动态混合队列进行静态/动态结合的任务调度方法将全部"窗口"分配到不同进程,并在稀疏矩阵求和及进程间的规约求和运算中采用了提高并行效率的技术,达到了较好的负载平衡和较高的加速比.在分布式机群上采用消息传递接口编程的实验,验证了文中算法的有效性.; With prevalence of multi-core CPU and distributed clusters,parallel computation is widely applied to scientific research as well as engineering practices,for solving complex numerical simulation problem.A parallel computational approach to the capacitance extraction is proposed, which is based on 3D hierarchical block boundary element method (HBBEM).It applies the two-way overlap and combination idea by dividing the chip into four kinds of the"windows"with different sizes, and then uses the variable-length mixed dynamic queue to schedule the windows to different processes via a combination of static and dynamic task-scheduling methods.It also adopts techniques to increase the efficiency of parallel computation in summation of sparse matrices and reduce communication cost between processes,and to gain efficient workload balance and high speedup.Experimental results on distributed clusters implemented by message passing interface (MPI) have validated the proposed method. |
| 语种 | 中文 ; 中文 |
| 内容类型 | 期刊论文 |
| 源URL | [http://hdl.handle.net/123456789/28327]  |
| 专题 | 清华大学 |
| 推荐引用方式 GB/T 7714 | 郑蓝舟,喻文健,尹航,等. 片级三维寄生电容的并行提取算法[J],2010, 2010. |
| APA | 郑蓝舟.,喻文健.,尹航.,王泽毅.,Zheng Lanzhou.,...&Wang Zeyi.(2010).片级三维寄生电容的并行提取算法.. |
| MLA | 郑蓝舟,et al."片级三维寄生电容的并行提取算法".(2010). |
| 个性服务 |
| 查看访问统计 |
| 相关权益政策 |
| 暂无数据 |
| 收藏/分享 |
除非特别说明，本系统中所有内容都受版权保护，并保留所有权利。
修改评论