| Design method of VXI bus interface for muti-DSP system [muti read multi] | |
| Gao Kun ; Yu Feng ; Pan Longfa | |
| 2010-05-10 ; 2010-05-10 | |
| 关键词 | Practical/ digital signal processing chips parallel processing peripheral interfaces signal processing/ VXI bus interface multi-DSP parallel processing VXI backplane bus SHARC DSP series tight-coupled SHARC parallel processing system/ C5610P Peripheral interfaces C5135 Digital signal processing chips C5440 Multiprocessing systems C5220P Parallel architecture |
| 中文摘要 | VXI bus is the perfect instrument platform for multi-DSP parallel processing. The design method of interface between VXI backplane bus and DSPs is one of the key technologies. According to the parallel processing mechanism of SHARC DSP series, a novel VXI bus interface design project is put forward here, which can support tight-coupled SHARC parallel processing system up to 6 DSPs at most. The radical thought and some characteristic resolution of this project, such as hierarchical logic description, zero-waited access to DSP internal RAM, etc., are given in detail. |
| 语种 | 中文 ; 中文 |
| 出版者 | China Instrum. Soc ; China |
| 内容类型 | 期刊论文 |
| 源URL | [http://hdl.handle.net/123456789/24341]  |
| 专题 | 清华大学 |
| 推荐引用方式 GB/T 7714 | Gao Kun,Yu Feng,Pan Longfa. Design method of VXI bus interface for muti-DSP system [muti read multi][J],2010, 2010. |
| APA | Gao Kun,Yu Feng,&Pan Longfa.(2010).Design method of VXI bus interface for muti-DSP system [muti read multi].. |
| MLA | Gao Kun,et al."Design method of VXI bus interface for muti-DSP system [muti read multi]".(2010). |
| 个性服务 |
| 查看访问统计 |
| 相关权益政策 |
| 暂无数据 |
| 收藏/分享 |
除非特别说明，本系统中所有内容都受版权保护，并保留所有权利。
修改评论