CORC  > 清华大学
Analysis and design of an auto-IQ phase calibration circuit based on DLL using a quadrature phase detector
Liu, RF ; Li, YM ; Chen, HY
2010-05-07 ; 2010-05-07
关键词IQ phase calibration delay-locked loop quadrature phase detector CMOS TRANSCEIVER Computer Science, Hardware & Architecture Engineering, Electrical & Electronic
中文摘要This letter presents the analysis and design of an automatic IQ phase calibration circuit based on delay-locked loop (DLL) using a quadrature phase detector. Analysis and design shows that the calibrated quadrature accuracy can reach 0.4 degrees, exceeding the 1 degrees requirement. The calibration process takes no more than 5 us for an IQ phase error within +/- 3 degrees.
语种英语 ; 英语
出版者SPRINGER ; DORDRECHT ; VAN GODEWIJCKSTRAAT 30, 3311 GZ DORDRECHT, NETHERLANDS
内容类型期刊论文
源URL[http://hdl.handle.net/123456789/16712]  
专题清华大学
推荐引用方式
GB/T 7714
Liu, RF,Li, YM,Chen, HY. Analysis and design of an auto-IQ phase calibration circuit based on DLL using a quadrature phase detector[J],2010, 2010.
APA Liu, RF,Li, YM,&Chen, HY.(2010).Analysis and design of an auto-IQ phase calibration circuit based on DLL using a quadrature phase detector..
MLA Liu, RF,et al."Analysis and design of an auto-IQ phase calibration circuit based on DLL using a quadrature phase detector".(2010).
个性服务
查看访问统计
相关权益政策
暂无数据
收藏/分享
所有评论 (0)
暂无评论
 

除非特别说明,本系统中所有内容都受版权保护,并保留所有权利。


©版权所有 ©2017 CSpace - Powered by CSpace