CORC  > 清华大学
Specific processor design for bit-stream decoding in H.264 baseline profile
Yang Kun ; Zhang Chun ; Wang Zhi-hua
2010-05-06 ; 2010-05-06
关键词Practical Theoretical or Mathematical/ decoding digital signal processing chips logic design video coding/ processor design bit-stream decoding H.264 baseline profile hardware-software design advanced video coding AVC/ B6135C Image and video coding B1265F Microprocessors and microcomputers B1265A Digital circuit design, modelling and testing C5260D Video signal processing C5135 Digital signal processing chips C5210 Logic design methods
中文摘要By combining the hardware and software designs, a specific processor for bit-stream decoding in H.264 file is proposed. The hardware decoding module can decode one symbol in bit-stream per cycle. And the proposed times faster than tree-based software solution.
语种中文 ; 中文
出版者Beijing TV and Audio Engineering Publishing House ; China
内容类型期刊论文
源URL[http://hdl.handle.net/123456789/11201]  
专题清华大学
推荐引用方式
GB/T 7714
Yang Kun,Zhang Chun,Wang Zhi-hua. Specific processor design for bit-stream decoding in H.264 baseline profile[J],2010, 2010.
APA Yang Kun,Zhang Chun,&Wang Zhi-hua.(2010).Specific processor design for bit-stream decoding in H.264 baseline profile..
MLA Yang Kun,et al."Specific processor design for bit-stream decoding in H.264 baseline profile".(2010).
个性服务
查看访问统计
相关权益政策
暂无数据
收藏/分享
所有评论 (0)
暂无评论
 

除非特别说明,本系统中所有内容都受版权保护,并保留所有权利。


©版权所有 ©2017 CSpace - Powered by CSpace